I. INTRODUCTION
T HE INTEGRATION on silicon of clock and data recovery circuits has received considerable attention in the literature. This paper presents an implementation of a new technique that effectively delivers a very accurate and stable phase locked loop (PLL) system. The implementation is primarily designed for high-speed clock and data recovery. However, due to the high stability and well understood mathematical model the new technique provides, it can be used for other demanding applications.
It is common for voltage controlled oscillators (VCO's) implemented in integrated circuit technology to have very poorly specified center frequencies and high gain, making their use for low bandwidth applications such as clock recovery difficult. The issues that have been addressed by previous clock recovery circuits include reliable locking by accurate centering of the VCO in the PLL. Avoidance of sideband locking and accurate free run frequency when no input signal is present. Some of these issues have been solved using the following techniques.
• Reliable locking has been achieved by employing frequency detectors in addition to a phase detector [1] . This technique is generally used where the VCO center frequency is reasonably close to the data rate and does not address the issue of accurate free run frequency.
• High-speed digital PLL's using novel methods to generate the very high-speed clocks and to process the phase information have been employed in low and medium rate clock recovery circuits [2] .
• A master/slave dual loop architecture employing highly matched VCO's has been used to help center the VCO [3] .
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• Switching the VCO between a crystal controlled training loop and the input signal at startup and when false locking is detected [4] . The use of training sequences and special protocols to obtain lock at start up [5] .
• The use of voltage controlled crystal oscillators to obtain accurate free run frequency and limited tuning range. Transmission data rates are specified with tolerances in the order of several parts per million (ppm) [6] in modern communication systems. A new technique called the steered frequency phase locked loop (SFPLL) (patent pending) is presented in [7] . The new technique allows the PLL used for clock recovery to be centered at the appropriate frequency, with the same accuracy associated with the transmitter, independent of the quality of its VCO.
This paper is organized as follows. In the rest of this section the basic structure of the SFPLL is described. In Section II an overview of the implementation is given. Then in Section III and Section IV the phase and frequency loops of the SFPLL are examined. In Section V and Section VI a method to mitigate the disturbances of the frequency loop on the phase loop is described. Finally experimental results for a clock recovery system operating at 155.52 MHz are given.
The structure of the SFPLL is shown in Fig. 1 . In Fig. 1 the gains of the components are: phase detector , frequency detector , and VCO . and is additional gain. is a filter which does not have poles at the origin.
is a filter which has one pole at the origin.
The SFPLL can be thought of as two parts in competition against each other: a phase loop and a frequency loop. The frequency loop acts to force the VCO to be equal to the reference frequency . The reference frequency is chosen to be close to (though not necessarily the same as) the frequency of the input signal which the SFPLL is required to phase lock to. The phase loop acts to force the VCO to be equal to the frequency of the signal input. For a controllable range of input signal frequencies the phase loop is able to lock to the input signal. The phase loop uses a static phase error to counteract the effects of the frequency loop. A complete mathematical description is given in [7] , however, key results obtained from a simple linear analysis of the SFPLL are as follows.
• When no input signal is present the output frequency is .
• When the phase loop locks to a signal of frequency there will be a static phase error between the SFPLL output and input signal • For typical phase detectors the maximum value of is finite. Hence, the allowable frequencies to which the SFPLL can lock is restricted to a range of frequencies near . The extent of the range is determined by ratio of and . As the frequencies in many communications systems are very accurately specified, the static phase error will be insignificant in many cases. The key advantages of the SFPLL are: 1)the output frequency is when no input signal is present; 2) the range of frequencies to which the SFPLL can lock can be confined to a small and controllable region around ; and 3) the SFPLL does not require any monitoring or any switching of the reference signal, which is always acting.
II. SYSTEM OVERVIEW
The digital implementation of the SFPLL is shown in Fig. 2 . The components in the implementation Fig. 2 correspond to the blocks in the model Fig. 1 as follows.
The phase detector, frequency detector, and VCO are the same in both model and implementation. The digital filter in the implementation corresponds to the filter . The digital combiner corresponds to the summer in the model.
The resistor and capacitor correspond to the filter in the model. has a pole very close to the origin and a zero. The output from the digital combiner is a current. This current source is achieved with a charge pump on the output of the digital combiner. Standard PLL's employing charge-pumps [], [9] realize a filter with a pole close to the origin in the same way.
does not have a pole exactly at the origin (i.e., perfect integrator) due to leakage currents in the charge pump, capacitor, and VCO input. Typically, these leakage currents are very small, resulting in with a pole very close to the origin and the SFPLL being centered within several ppm of the reference frequency.
The additional gains and in the model are related to the magnitude of the digital combiner charge pump current.
The parameters of the system and how they relate to system performance requirements are now given.
• The small-signal linear behavior of the phase loop only of the SFPLL is completely specified by the damping factor and the natural frequency [8] . The approximate open loop crossover frequency and can be derived from system performance requirements parameters. For example, jitter transfer mask in [6] will result in an upper bound for and a lower bound on .
• The steady-state phase error (1) under worst case frequency offsets, i.e., maximum .
• The frequency loop of the SFPLL must be stable and, hence, have a sufficiently high damping factor .
• The reference frequency is normally a submultiple, ( ) of the SFPLL output frequency .
• The maximum clock rate at which the various digital components can be run at will typically be a submultiple of the SFPLL output frequency . • An important parameter , which will be used extensively, is defined by (2)
A. Phase and Frequency Detectors
Phase detectors can be constructed using digital logic gates and/or flip flops and the individual designs and characteristics are covered extensively in the literature, e.g., [10] . Note that the phase detectors considered do not have additional frequency detection characteristics.
A typical phase detector characteristic is periodic, with a period normally of . Near zero phase difference the phase detector can be approximated with a linear characteristic of gain parameter . The periodic phase detector characteristic will have a maximum value, denoted here as . The maximum phase error is defined as
The phase detector parameters of relevance to the rest of this paper are and . The frequency detector considered in this paper is described by Messerschmitt in [11] and is called the rotational frequency detector. It is implemented using purely digital components such as flip flops and logic gates. The rotational frequency detector outputs a pulse every time the reference clock ( ) phase slips past the VCO clock ( ). The rate at which the detector outputs pulses indicates the magnitude of the frequency difference . The gain of the rotational frequency detector is (4)
III. PHASE LOOP PARAMETERS
Based on the results presented in [8] , the values of the filter components and can be found in terms of , , , and
Consider for the moment that the digital combiner (Fig. 2 ) is removed and that the phase and frequency detectors each have a charge pump. The outputs of the two charge pumps are tied together and pump current into the RC filter. The digital combiner will be introduced and a charge pump eliminated in Section V.
is the phase detector charge pump current, and is defined as the additional gain factor . The frequency detector charge pump current , defined as the additional gain factor , can be found (7) When the frequency detector pumps current into the it causes phase and frequency disturbances to the phase loop. If these disturbances are too great they will cause the phase loop to loose lock. There are two disturbance mechanisms.
The first disturbance is a phase disturbance . It is caused when the frequency detector pumps current through , thus causing a short term shift in the VCO voltage and, hence, a phase jump. For the phase loop to maintain lock must be less than . In fact, for reliable operation and low phase jitter on the SFPLL output condition (8) must be met. (8) If the current pulse from the frequency detector lasts for one VCO clock period, i.e., s, then from (5) and (7) and applying the condition of (8), the following relating phase disturbance as a fraction of one cycle (i.e., is obtained:
The second disturbance is a frequency disturbance . It is caused by the voltage on being shifted as a result of current being pumped into . Hence, the VCO has a shifted voltage applied to it. The phase loop will eventually counteract this through its phase error, , providing the phase loop remains locked. For the phase loop to maintain lock must be less than the pull-out frequency of the phase loop [12] which is for a highly damped type II PLL approximately . For reliable operation and low jitter on the SFPLL output the condition (10) must be met (10) If the current pulse from the frequency detector lasts for one VCO clock period, then from (6) and (7) and applying the condition of (10), the following relating as a fraction of is obtained: (11) Now consider the situation where the reference clock input is not but instead is a submultiple , i.e.,
where is an integer. This situation is likely be the norm as first, the frequency detector actually needs to be run at the rate (see [11] ) and second, the range of frequencies at which low cost crystal oscillators (which will most likely provide operate is limited to a few tens of megahertz. To perform a valid comparison with also has to be similarly scaled down and the rate at which phase slips of one cycle between and occur is also reduced by . The slip rate is also the rate at which the frequency detector emits pulses and the gain of the frequency detector is reduced by a factor of . To maintain the same frequency loop gain the duration of the frequency detector current pulse must be increased times or the current increased times. Either way, the disturbance to the phase loop is increased times, even though it will occur times less often.
IV. FREQUENCY LOOP PARAMETERS
Consider for the moment that the resistor in the loop filter is replaced by a short circuit. The open loop transfer function of the frequency loop is (13) is related to other system parameters (14)
If a pole at frequency is introduced by the digital filter, the frequency loop becomes a second-order system. The positioning of the pole will affect the closed loop stability and damping factor . A general requirement is that the frequency loop is stable and, hence, the damping is sufficient.
can be determined in terms of and other system parameters (15) Considering now the effect of the on the frequency loop, the effect of is to introduce a zero at frequency in the frequency loop, which enhances frequency loop stability.
V. DISTURBANCE REDUCTION
One method of reducing the sudden phase and frequency disturbance of each pulse from the frequency detector discussed in Section III, is to spread the pulse out over a long time. This can be done by breaking the pulse up into a large number of smaller pulses, as shown in Fig. 3 . Each frequency detector pulse is broken up into smaller pulses, each of VCO clock periods wide, and spaced at VCO clock periods. Thus is reduced, effectively decoupling it from . The new frequency loop output current is defined as (16) The new phase and frequency disturbances for each of the smaller pulses of width are reduced from (9) and (11) Fast steering of the VCO at system startup, when is discharged, is what is sacrificed by making small. This fast steering at startup would not normally be a critical performance requirement. Providing (20) it is possible to choose equal to . With equal to , the frequency detector and phase detector outputs can be combined digitally (digital combiner Fig. 2 ) and only one charge pump is required.
VI. FREQUENCY LOOP FILTER
A possible system for implementing the disturbance reduction scheme outlined in the previous section, is to employ binary rate multipliers (BRM's) [13] to produce the output pulses. Also, it is advantageous to include a pole in the pulse spreading system, forming a low-pass filter. The digital low-pass filter limits the bandwidth of the frequency loop, helping to decouple it from the dynamics of the phase loop.
Operational digital techniques [13] , can be used to provide an implementation of the pulse spreading system that also has the characteristics of a low-pass filter. The details of the development of a suitable binary Rate Multiplier based digital filter with one pole are given in the Appendix. The structure of the BRM-based digital filter is shown in Fig. 4 .
VII. EXPERIMENTAL RESULTS FOR SONET STS-3c TIMING RECOVERY
The digital implementation of the SFPLL was used as the basis for a clock recovery system that meets SONET STS-3c specifications [6] . The SONET STS-3c clock recovery system was constructed using a field programmable gate array for the digital circuits. The VCO used was an integrated circuit multivibrator with a large gain ( ) of 106 MHz/V and a poorly specified free running frequency. A version has also been integrated in an application specific integrated circuit (ASIC). The digital integrated circuit developed included not only a clock recovery block based on the SFPLL described here, but also a range of other functions including SONET framing and asynchronous transfer mode (ATM) cell switching functions. Experimental results on the performance of the clock recovery system are shown in Figs. 5 and 6. Fig. 5 shows that the SFPLL can be designed to limit the peaking in the transfer function to meet the standards requirement.
A version of the SFPLL which had the frequency loop bypassing and the output of the digital filter [ ] feeding directly into the capacitor was built. This version requires two current pumps but the phase disturbance caused by pumping current through (17) is avoided. In Fig. 6 the reduction of frequency loop induced noise for the version which bypasses can be clearly seen.
VIII. CONCLUSIONS
The clock recovery system's accurate output clock when no data input is present and accurate confinement are characteristics associated with expensive voltage controlled crystal-oscillator-based timing recovery systems. The SFPLL based clock recovery system provides voltage controlled crystal oscillator features at much lower cost. In addition it allows the phase loop bandwidth and range of frequencies to which the system will lock to be set freely. Voltage controlled crystal-oscillator-based timing recovery systems generally have very low bandwidth and a very limited range of frequencies to which they will lock. Additionally, different data rates can be accommodated with the same VCO by simply changing the reference frequency, or by adding an offset in the frequency loop.
A digital frequency loop delivers arbitrary precision in control of the SFPLL frequency, although it does introduce noise into the SFPLL output clock. Other SFPLL applications will typically have greater spectral purity requirements for the SFPLL output clock than timing recovery. Although, as can be seen from Fig. 6 , the noise introduced by the digital frequency loop can be made small for a highly damped, narrow bandwidth loop.
For a class of SFPLL's, the VCO phase noise can also be reduced [7] . In the implementation presented here this property was not invoked, as phase noise was not an issue for the particular application. For more demanding applications a large reduction in the phase noise of the SFPLL's VCO can be achieved. However, a frequency detector more sophisticated than the rotational frequency detector is required. 
APPENDIX DEVELOPMENT OF A BRM BASED DIGITAL FILTER
In this appendix a BRM-based digital filter that has one pole is developed. BRM's take an bit binary number, (between 0 and 2 -1), and produce an output pulse stream which has a ratio of ones to zeros given by A system of integrators and BRM's that implements (23) is shown in Fig. 4 . The BRM-based system runs off a clock of period . The integrator block accumulates the bit value , which is then fed into a BRM to produce the output pulse stream. The integrator block is implemented with an up-down counter. The pulse stream from the frequency detector forms the input . The fractional multiplier is assigned a value (24) so that the BRM based system has an identical time response as the system described in (23).
(24)
The output of the frequency detector is in pulse rate form and is fed directly into the system as . Every increment in produces pulses at the system output, before that increment in is nullified by a pulse at the negative input of the integrator block. To produce an increment in requires pulses from the frequency detector. The pulse spreading scheme requires that pulses be generated from every frequency detector pulse.
pulses from every frequency detector pulse can be achieved by either multiplying the input pulse rate by , or simply changing the fractional multiplier of BRM A to , i.e., do not divide by so much. The latter is the more preferable method, as no extra hardware is required. However, because the new fractional multiplier must be less than or equal to one, a new constraint is created (25) From (24) and (25) the following relating to other system parameters is obtained (26) If (27) then BRM A is eliminated and the frequency detector output is fed directly into the integrator. In general, as has to be a power of two, will have to be modified to satisfy (27)
